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ABSTRACT 
 
 
 
 
 The usage of power electronics-based loads is increasing rapidly in recent years.  
The harmonic and reactive current produced by these nonlinear loads to the common 
coupling point at where they are connected have caused low power factor, low 
efficiency and harmful electromagnetic interference to neighborhood appliances.  The 
shunt active power filter (APF) is the most common method being employed to produce 
harmonic current component that cancel the harmonic current from nonlinear load so 
that the AC main current is sinusoidal.  This project presents a Modular Structured 
Multilevel Inverter (MSMI) as APF with Unified Constant Frequency Integration (UCI) 
control scheme.  This scheme employs an integrator with reset as its core component to 
generate triangular carrier waveform.  Some logical devices such as flip flop and 
comparators are utilized to produce switching signal to the multilevel inverter.  The 
proposed configuration of MSMI APF with UCI control will be able to achieve unity 
power factor correction and low Total Harmonic Distortion (THD).  Meanwhile, no 
sensor is required to detect the load and APF current for reference current generation as 
other previously proposed control method, so that the complicated digital computation 
can be avoided.  MSMI was selected as the power converter because modularized 
circuit layout is possible for MSMI, which brings the convenience for future expansion 
in order to achieve higher power ratings for the APF system.  Generally, the entire 
system is simple, robust and reliable.  Proposed APF configuration will be compared 
with the conventional APF for justification of its performance. 
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ABSTRAK 
 
 
 
 
 Penggunaan beban yang berdasarkan elektronik kuasa semakin meningkat sejak 
kebelakangan ini.  Harmonik dan arus reaktif yang dihasilkan oleh beban tak linear ke 
atas titik gandingan sepunya di mana ianya disambung telah menyebabkan faktor kuasa 
dan kecekapan litar berkurang serta mewujudkan kesan elektromagnetik yang memberi 
kesan buruk kepada alat-alat lain yang disambung berdekatan dengannya.  Penapis 
Kuasa Aktif (PKA) selari merupakan kaedah yang paling biasa digunakan untuk 
menghasilkan komponen arus harmonik yang dapat menghapuskan arus harmonik 
daripada beban tak linear supaya gelombang arus bekalan Ulang-alik (UA) adalah 
sentiasa berbentuk sinus.  Projek ini akan menunjukkan operasi Penyongsang Pelbagai 
Aras Struktur Bermodul (PPASB) sebagai PKA yang dikawal oleh kaedah kawalan 
Pengamilan Disatukan Berfrekuensi Tetap (PDBT).  Kaedah ini menggunakan pengamil 
sebagai alat utama untuk menghasilkan gelombang pembawa berbentuk segitiga.  Selain 
itu, alat-alat logik seperti flip flop dan pembanding juga digunakan untuk menghasilkan 
isyarat suis kepada penyongsang pelbagai aras. Konfigurasi PKA ini dengan kaedah 
PDBT berupaya untuk mencapai faktor kuasa uniti dan Jumlah Herotan Harmonik 
(JHH) yang rendah. Sementara itu, tiada pengesan berlebihan diperlukan untuk 
mengesan arus beban dan arus penapis kuasa aktif untuk penghasilan arus rujukan 
seperti mana kaedah kawalan yang lain, supaya pengiraan digital yang rumit dapat 
dielakkan. PPASB dipilih sebagai penukar kuasa kerana susun atur litarnya yang 
bermodul akan dapat memudahkan perkembangan akan datang bagi menghasilkan 
system PKA dengan kadar kuasa yang lebih tinggi.  Secara umumnya, sistem 
keseluruhan adalah mudah, tahan lasak dan boleh diharapkan.  PKA yang dicadangkan 
akan dibandingkan dengan PKA biasa untuk justifikasi terhadap operasinya. 
 
  
vii
  
 
 
 
 
CONTENTS 
 
 
 
 
CHAPTER  TITLE       PAGE 
 
   DECLARATION       ii 
DEDICATION       iii 
ACKNOWLEDGEMENT        iv 
 ABSTRACT     v 
   ABSTRAK          vi  
   CONTENTS        vii  
   LIST OF TABLES        x 
   LIST OF FIGURES xi 
   LIST OF APPENDIX   xiv 
 
 
CHAPTER I  INTRODUCTION       1
    
1.1 Project Overview      4 
1.2 Project Background      6 
1.3 Objectives        7 
1.4 Scopes of Work      7 
1.5 Thesis Organization       8 
 
 
 
 
 
 
 
  
viii
CHAPTER II ACTIVE POWER FILTERS AND THE CONTROL  
 SCHEME        9 
 
2.1 The Conventional APF      9 
2.1.1 H-Bridge Power Converter    9 
2.1.2 H-Bridge Inverter as APF    11 
2.2 The Non-conventional APF     13 
2.2.1 The MSMI Power Converter    13 
2.2.2 A 5-level MSMI as APF     15 
2.3 Proposed Configuration of APF System   17 
2.4 R-S Flip flop Function And Operation Waveform  18 
2.5 The One-cycle Control Theory    20 
2.6 The UCI Control Circuit     23 
 
 
CHAPTER III DEVELOPMENT OF SIMULATION BLOCKS   26 
 
3.1 Research Procedures      26 
3.2 MATLAB/Simulink Simulation    28 
Parameters 
3.3 Nonlinear R-C Load      30 
3.4 Schematic of H-bridge Inverter APF System   31 
3.5 Schematic of MSMI APF system    33 
APF System 
 
 
CHAPTER IV SIMULATION RESULTS, ANALYSIS        
AND DISCUSSION          36 
  
4.1 Generation of Switching Signal     36 
4.2 Input Current of Nonlinear Load    41 
4.3 Compensation of H-bridge inverter APF   42 
  
ix
4.4 Compensation of MSMI APF      45  
4.4.1 Load Disturbance     48 
4.5  Discussion        51  
 
CHAPTER V  SUGGESTION AND CONCLUSION    52 
 
5.1 Conclusion       52 
5.2 Suggestions of Future Work     53 
 
 
REFERENCES        55 
APPENDIX A  Table Of Current Distortion    59 
 Limits In IEEE Std 519 
   APPENDIX B   Source Currents Harmonic Lists   60 
   APPENDIX C MATLAB Documentations For    64 
      Simulation Model 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  
x
 
 
 
 
 
LIST OF TABLES 
 
 
 
 
TABLE NO.     TITLE      PAGE 
 
 
1.1   Examples of nonlinear loads   2 
2.1    Switches operation of unipolar mode     10 
2.2   Switching function table of 5-Level MSMI    16  
2.3   R-S flip flop function table   18 
3.1   Proposed APF system simulation parameters  29 
4.1   Harmonic current components     51 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  
xi
 
 
 
 
 
LIST OF FIGURES 
 
 
 
 
FIGURE NO.     TITLE      PAGE 
 
 
1.1 Harmonic compensation circuit with 3 
installation of shunt APFs 
2.1 An H-bridge inverter       9 
2.2 Comparison of reference and triangular signals and     
 the voltage waveform obtained across nodes P and N,  
 VPN,  for bipolar operation      10 
2.3 Unipolar scheme waveform       
   (a) Comparison of control signals Vref and –Vref  
 with triangular signal  
  (b) Voltage waveform between node P and O  
  (c) Voltage waveform between node N and O  
  (d) Voltage across nodes P and N, VPN    11 
2.4 Schematic diagram of single phase APF with     
UCI controller        12 
2.5 Phase voltage of 9-level MSMI    13 
2.6 Circuit diagram of an MSMI      14 
2.7 A 5-level MSMI as APF       15 
2.8 Schematic diagram of single phase MSMI APF    
with UCI controller      17 
2.9 Phase voltage of the MSMI APF      18 
2.10 Operation waveform of the controller     19 
2.11 The one-cycle controlled constant frequency switch   20 
  
xii
2.12 The switch function       20 
2.13 The waveform of the one-cycle controlled switch    
with constant frequency      23 
3.1   Project flow chart       27 
3.2   Simulation parameter settings for the APF system 28 
3.3   Nonlinear uncontrolled rectifier with R-C load  30 
3.4   H-bridge APF structure       31 
3.5   UCI controller for H-bridge inverter APF     32 
3.6   Schematic diagram of single phase APF with UCI    32 
controller 
3.7   MSMI APF structure         33 
3.8   UCI controller for single phase MSMI APF     34 
3.9   Single phase MSMI APF system       35 
4.1 Comparison of triangular signal produced by       
    integrator and the control signal for leg A and  
leg B of inverter       37 
4.2 Input signal to R port of flip-flop controlling leg A   37 
4.3 Input signal to S port of flip-flop controlling leg A  37 
4.4 Switching signal of switch S1     38 
4.5 Switching signal of switch S2     38 
4.6 Input signal to R port of flip-flop controlling leg B    39 
4.7 Input signal to S port of flip-flop controlling leg B  39 
4.8 Switching signal of switch S3  39 
4.9 Switching signal of switch S4     40 
4.10 Waveform of highly distorted source current caused   
by diode rectifier with RC load     41 
4.11 Harmonic current components without compensation  42               
4.12 Current of H-bridge inverter APF for compensation    43 
4.13 Waveform of source current after compensating by   
H-bridge inverter 43 
4.14 Source current harmonic spectrums after     
  
xiii
compensating by H-bridge inverter     44  
4.15 H-bridge inverter APF phase voltage     45 
4.16 Compensation current produced by MSMI APF   45 
4.17 Source current waveforms after compensation    46 
4.18 Harmonic spectrum of source current after      
compensation       46       
4.19 Phase voltage of 5-level MSMI APF      47 
4.20 Phase voltage pulses of MSMI APF                                            47 
4.21 Input supply current in phase with phase voltage                        
at AC mains after compensation of MSMI APF 48 
4.22 Load changes from 250 Ω to 200 Ω at 0.3s    48 
4.23 Compensation current to the changing load at 0.3s   49 
4.24   Source current drawn from the AC input with     
change in load at 0.3s       49 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  
xiv
 
 
 
 
 
LIST OF APPENDIX 
 
 
 
 
APPENDIX A   Table of Current Distortion Limits In    
   IEEE Std 519   59 
APPENDIX B   Source Currents Harmonic Lists   60 
APPENDIX C    MATLAB Documentations    64 
 
 
   
 
 
 CHAPTER I 
 
 
 
 
INTRODUCTION 
 
 
 
 
The rapid developments of power electronics devices have considerably 
improved the quality of modern life by introducing sophisticated energy-efficient and 
controllable equipments to industries and homes. However, they also create power 
quality problems due to their non-linear characteristics.  Therefore, power quality has 
become a major issue for both the electric utilities industries and their commercial and 
industrial customers.   The electric utilities industries, also known as electricity power 
delivery industries are concerned very much with harmonic distortion being generated 
by nonlinear loads from the end user side.  Utilities therefore advice their customers 
adhere to certain harmonic limitation requirement, such as the IEEE 519 in Appendix A, 
when installing loads to the common coupling point.  These requirements have been 
established to ensure that excessive harmonic currents will not be injected into the AC 
lines, which would affect the quality of power to other users that are sharing the same 
power line.  The utilities tend to bring the harmonic problems under control in order to 
reduce overstress at the utilities equipments.  Noncompliance of harmonic limitations at 
the user end could lead to penalty charges, higher rate schedules, or even electric 
service cutoff. 
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In general, both the utilities and customers are concerned about harmonic 
distortion.  For the power delivery industries, they are concerned about the ineffective 
utilization of power that is delivered and also the losses caused by poor power factor 
due to the customers’ loads.  Besides that, harmonic will lead to lower reliability, as the 
equipments on the generation side are required to meet greater power demand from 
customers that would result in extra heat being generated in the power plant 
equipments.  As for the customers, they are worried with the fact that harmonics can 
lead to computer network failures, humming in telecommunication lines, motor 
burnouts and transformer overheating. 
 
 
Disturbances encountered by the customers mentioned above are well 
understood and directly related to the proliferation of loads consuming nonsinusoidal 
current, or can be referred to as “nonlinear loads”.  These types of loads are used for the 
conversion, variation and regulation of electric power in commercial, industrial and 
residential installations.  Three categories of the nonlinear loads are listed in Table 1.1.  
 
 
Table 1.1: Examples of nonlinear loads 
 
Categories of nonlinear loads Examples 
i)    Industrial equipments Motor drives, solid-state rectifiers, 
uninterruptible power supplies, arc 
furnaces and welding equipments. 
ii)   Office equipments Fax machines, air-conditioners, 
photocopiers, and computers. 
iii)  House-hold appliances Television sets, microwave ovens, light 
dimmer, fluorescent lightings and washing 
machines. 
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Improvement in power electronic devices undeniably has caused harmonic 
problems in the power distribution networks, but at the same time, it also allows the 
possibility of designing self-adaptable harmonic suppressors, which are also known as 
Active Power Filters (APFs).  The APF is actually an inverter that is connected at the 
common point of coupling to produce harmonic components which cancel the harmonic 
components from a group of nonlinear loads to ensure that the resulting total current 
drawn from the main incoming supply is sinusoidal.  Shunt APFs are the most 
commonly used topology and they are connected in parallel with the AC line.   Their 
sizes depend on the harmonic current drawn by the non-linear loads and compensations 
that need to be done.  The APF configuration used in this project is a Pulse Width 
Modulation (PWM) voltage source inverter that is connected parallel to the system.  
The shunt APFs installation diagram is shown in Figure 1.1. [29] 
 
 
APFs have certain advantages if compared to the passive power filters.  They are 
known to be able to adapt concurrently to changing loads, can be expanded easily and 
will not affect neighborhood equipments.  Generally the APFs are smaller and their 
prices are comparable or less than a passive solution. [28] 
 
 
Computer
Fax
MAIN
PANEL
APF
APF
Variable Speed Drive
MOTOR
Lighting
Transformer
 
Figure 1.1: Harmonic compensation circuit with installation of shunt APFs 
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Although many technical papers related to APFs have been presented during the last 
decade, majority of them discuss the principles of operation and different schemes for 
controlling different topologies of APFs only.  There is very little concern to the 
limitation of the APFs to the application voltage range.  In fact, and most of the 
developed APFs are applicable for low power level only due to the semiconductor 
devices constraints.   Considering the operational power rating for the APFs, this project 
proposes a new configuration of APF based on the Modular Structured Multilevel 
Inverter (MSMI) which is mainly for high power applications.   
 
 
 
 
1.1  Project Overview 
 
 
Vast varieties of APFs have been developed and each type has its own unique 
characteristic either at the power stage or at its control unit.  Some of the developed 
control schemes require sensing of the input voltage and load current followed by 
calculation of the harmonic components in the load in order to generate the reference 
for controlling the voltage source inverter.  Example of such control schemes are the PQ 
theory [12], linear current control, digital deadbeat control and hysterisis control [9].  
These control schemes require fast and precise calculation of the current and voltage 
references.  Thus, several high precision analog multipliers or a high speed DSP chip 
with fast A/D converter that yields high cost, complexity and low stability are normally 
required.  
 
 
These constraints have inspired a group of power quality researchers to develop 
a simpler control scheme for APFs known as Unified Constant-Frequency Integration 
control (UCI) based on the One-Cycle Control theory [1] as presented in [4] and [6].  
The One-Cycle Control is reliable and it has been proven applicable to all types of 
PWM, resonant-based, or soft-switched switching converters [1].  With the UCI control 
scheme, calculation and generation of the current references for the controller are not 
required.  Thus, the number of multipliers and sensors to sense the APF current or the  
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nonlinear load current are reduced.  This has greatly simplified the control circuit.  The 
UCI control scheme uses integration and reset method to force the switched variable at 
the switch output to be exactly equal to the control reference in each switching cycle, 
regardless of the power source ripple and changes of loads. 
 
 
This project proposes on an APF system based on a non-conventional inverter 
configuration for high power application, namely the MSMI that employs the UCI 
control scheme. This APF system consists of cascaded H-bridge inverters as the power 
converter.  In the controller, the core components are the integrators with reset that 
generate triangular carrier waveforms for the PWM operation.  Logical devices such as 
flip flops and comparators are utilized to produce switching signals for the inverter 
switches.  Meanwhile, only simple sensors are required for sensing of the input current 
of the nonlinear load and output voltage of the APF as the input parameters of the 
controller.  Thus, avoiding complicated digital computation of the reference parameters 
as required by the other control scheme mentioned is possible.  Generally, the entire 
APF system is simple, robust and reliable. 
  
 
The proposed MSMI APF with UCI control is able to achieve unity power factor 
correction and low Total Harmonic Distortion (THD).  The MSMI has the advantage of 
reducing the voltage stress on its switching devices compared to the standard H-bridge 
inverter.  Furthermore, the modularized circuit layout of the MSMI allows easy 
expansion of the APF system.[10] This will be convenient if expansion of an APF is 
required to meet higher power level demand, such as in power transmission line.  A 
single phase simulation of an MSMI APF system is presented for the purpose of 
demonstration in this project.  Extension of this particular configuration to three phase 
in the future is possible. 
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1.2 Project Background 
 
 
Multilevel inverter was initiated by A. Nabae in 1981 who introduced a basic 3 
level inverter which is also known as the Neutral Point Clamped (NPC) inverter.[2]  
The output voltage of the NPC PWM inverter contains less harmonics than a 
conventional inverter, be it quasi-square wave or square-wave inverter.  The multilevel 
inverter popularity grows rapidly due to its attractive features in increasing system 
efficiency.  Its operation contributes in decreasing the harmonic distortion in output 
voltage waveform without decreasing the inverter output power.[3]  Improvement has 
been done to the standard multilevel inverter configuration which brought about the 
emergence of the Diode-Clamped Multilevel Inverter (DCMI), Flying Capacitors 
Multilevel Inverter (FCMI) and Modular Structured Multilevel Inverter (MSMI).   
 
 
An APF is configured from switching converters or better known as inverters 
that are based on pulsed operation and can be categorized as a nonlinear dynamic 
system.  Conventional linear control technique is said to be not efficient in controlling 
such nonlinear dynamic system.  A pulsed nonlinear control method known as “One-
Cycle Control” was introduced by Dr. Smedley from California Institute of Technology 
in 1991.  The controller is designed to vary the duty cycle of the inverter switches such 
that compensation of harmonic current can be done in one cycle.  The One-cycle control 
method was later extended to APF application and better known with the term UCI 
control. 
 
 
This project will take the advantage of the MSMI topology and the UCI control 
scheme in realizing its objectives. 
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1.3  Objectives 
 
 
First of the project objective is to extend the use of the UCI control scheme for 
controlling the MSMI in an APF system, which will bring about the reduction of line 
current harmonic distortion.   
  
 
The second objective is to achieve unity power factor by forcing the current to 
be in phase with the voltage at the AC mains based on the switching signals generated 
by the UCI controller. 
 
 
The third objective is to prove that the performance of the MSMI APF is better 
than the APF based on the H-bridge inverter topology. 
 
 
 
 
1.4 Scope of Project 
 
 
 The scope of the project can be summarized as follows: 
 
• Analyzing the distorted source current waveform drawn by a typical nonlinear 
load which is represented by a diode rectifier with RC load. 
• Developing the simulation blocks of the H-bridge inverter and MSMI APF 
system. 
• Extending the UCI controller system design for the MSMI. 
• Simulating both APF systems using MATLAB/Simulink. 
• Comparing the performance of the APF systems.  
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1.5 Thesis Organization 
 
 
Chapter 1 provides readers a first glimpse at the basic aspects of the project, 
such as overview, project background, objectives and scope. 
 
 
Chapter 2 consists of literature review that gives an insight to the H-bridge 
inverter, MSMI, the operation of APFs based on different inverter topologies and the 
selected control scheme. 
  
 
Chapter 3 elaborates on the development of simulation blocks of the 
conventional and proposed configuration of APF with selected control scheme. 
 
 
Chapter 4 demonstrates the simulation results and discussion regarding the 
compensation performance of the H-bridge inverter and MSMI APF subject to a typical 
non-linear load.   
 
 
Chapter 5 includes the project conclusion and a few suggestions for further 
expansion of the project.   
 
 
 
 
 
CHAPTER II 
 
 
 
 
ACTIVE POWER FILTERS AND THE CONTROL SCHEME 
 
 
 
 
2.1 The Conventional APF 
 
 
2.1.1 H-bridge Power Converter 
  
 
The H-bridge converter shown in Figure 2.1 is a typical shunt APF that can be 
connected in parallel with the nonlinear loads and functions as a current source.  It 
produces the same magnitude but different phase of harmonics to cancel the harmonics 
generated by the nonlinear loads.  There are two typical modes of switching operation 
to accomplish the harmonic cancellation, bipolar mode and unipolar mode [8].  
 
S1
S2 S3
S4
VPN+ -
P NVdc
+
-
O
LOAD
 
 
Figure 2.1:  An H-bridge inverter 
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For the bipolar mode, a control reference signal will be compared with the 
repeating triangular signal to generate pulse signals for the switches.  The diagonal 
switches (S1, S3 or S2, S4) are turned on at the same time, where as switches in each 
leg are turned on to form complementary.  The voltage across node P and N is either 
Vdc or –Vdc as shown in Figure. 2.2.   
 
S1,S3 ON S2,S4 ON
TS
VDC
-VDC
VPN
Vtri
Vref
 
 
Figure 2.2:  Comparison of reference and triangular signals and the voltage waveform 
  obtained across nodes P and N, VPN,  for bipolar operation 
 
 
As for the unipolar operation, two reference signals will be compared with the 
repeating triangular signals to obtain the switching signal for each switch.  Table 2.1 
shows the summary of each switch in 4 combinations of reference voltage, Vref and 
triangular voltage signals, Vtri, where 1 indicates the switch is ON and 0 is OFF. 
 
 
Table 2.1: Switches operation for unipolar mode 
 
Comparison of signals S1 S2 S3 S4 
Vref  > Vtri 1 0 0 0 
Vref  < Vtri 0 1 0 0 
-Vref  < Vtri 0 0 1 0 
-Vref  > Vtri 0 0 0 1 
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The overall voltage across node P and N is depicted as in Figure 2.3(d).  As the 
voltage VPN during each half cycle has single polarity, this operation mode is known as 
unipolar operation. 
 
 
V P O
V N O
V P N
V tr i
V re f
-V re f
V D C
-V D C
(a )
(b )
(c )
(d )  
 
 Figure 2.3:  Unipolar scheme waveform 
 (a) Comparison of control signals Vref and –Vref with triangular signal  
 (b) Voltage waveform between node P and O  
 (c) Voltage waveform between node N and O  
 (d) Voltage across nodes P and N, VPN 
 
 
 
 
2.1.2 H-Bridge Inverter As APF 
 
 
A typical single-phase shunt APF connected in parallel between the nonlinear 
load and the input supply,Vg is shown in Figure 2.4. There are two legs in this H-
bridge inverter where leg A consists of switches S1, S2, and leg B consists of switches 
S3, S4. The dc source for the inverter is obtained from the dc capacitor which is 
charged by the source during the operation of the inverter switches. The current 
waveforms for the source, APF and non-linear load can be found in the simulation 
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results in chapter IV.  The function of APF is to compensate the imperfectness of the 
nonlinear load current so that source current maintains a sinusoidal waveform.  When 
changes occur at the input supply, the changes will be conveyed to the capacitor.  This 
will affect the charging of the capacitor.  A voltage divider is installed at the output of 
the APF is to divide the voltage and send it to the controller.  Then, this voltage is sent 
to the integrator with reset.   Output of the integrator is compared with a reference 
signal and the result of the comparison is given to the R-S flip flop.  The operation of 
such integrator and the flip flop function will be discussed later.   
 
 
 
Figure 2.4:  Schematic diagram of single phase APF with UCI controller 
 
 
 
 
 
 
 
 
 
 
 
 
 
  
13
2.2 The Non-conventional APF 
 
 
2.2.1 The MSMI Power Converter 
 
 
MSMI is an inverter structure, which consists of cascaded inverters with 
Separate DC Sources (SDCs).  It is capable of producing phase voltage that is nearly 
similar to a sinusoidal waveform as in Figure 2.5.  It has this advantage over the 
standard H-bridge inverter which is only capable of generating square wave phase 
voltage.  By generating the phase voltage in a few levels, the harmonic contents 
generated by the APF itself can be reduced.  This topology allows expansion of the 
number of levels, which provides flexibility in increasing the output to higher voltage 
levels.  This can be done easily without undue increase in circuit complexity as the 
inverter has modularized circuit layout.  Furthermore, the cascaded inverter structure 
helps to reduce voltage stress on switches, as lower voltage will be imposed by the DC 
side capacitor voltage to the switches.  
 
 
4Vdc
-4Vdc
V4
V3
V2
V1 Vdc
 
 
Figure 2.5:  Phase voltage of 9-level MSMI 
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A single-phase configuration of an MSMI is shown in Figure 2.6.  In the 
diagram, the number of level is defined as, M and the number of module is defined as, 
m. The number of modules required to form an M-level MSMI is determined by the 
term: (M-1)/2. [5] 
 
 
S 1 1
S 2 1S 3 1
S 4 1
V d c
M o d u le  1
V 1
V (M -1 )/2
V p h a se
S 1 2
S 2 2S 3 2
S 4 2
V d c
M o d u le  2
V 2
S 1 m
S 2 mS 3 m
S 4 m
V d c
M o d u le  m  
 
Figure 2.6: Circuit diagram of an MSMI. 
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2.2.2 A 5-Level MSMI As APF 
 
 
Figure 2.7 shows the structure of a 5-level MSMI APF.  For each module of the 
inverter, the structure is the same as the H-bridge inverter, where leg A consists of: S1, 
S2, leg B consists of: S3, S4.  When this multilevel inverter is implemented as an APF, 
an inductor is required at the input connection.   
 
 
 Figure 2.7: A 5-level MSMI as APF 
 
 
The phase voltage of this particular MSMI APF is listed as in Table 2.2 based 
on Kirchoff’s voltage law. Different combination of switch function will produce 
different value of phase voltage. The switch function combination will become 
complicated as the inverter levels increase.  
 
 
 
 
 
 
 
 
 
 
  
16
Table 2.2: Switch function table of 5-Level MSMI  
 
Module 1 Module 2 
S1 S2 S3 S4 S1 S2 S3 S4 
Vphase 
1 0 1 0 2Vdc 
1 0 0 1 Vdc 
0 1 1 0 Vdc 
1 0 1 0 
0 1 0 1 0 
1 0 1 0 Vdc 
1 0 0 1 0 
0 1 1 0 0 
1 0 0 1 
0 1 0 1 -Vdc 
0 1 0 1 -2Vdc 
0 1 1 0 -Vdc 
1 0 0 1 -Vdc 
0 1 0 1 
1 0 1 0 0 
0 1 0 1 Vdc 
0 1 1 0 0 
1 0 0 1 0 
0 1 1 0 
1 0 1 0 -Vdc 
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2.3 Proposed Configuration of APF System 
 
 
Figure 2.8 shows the configuration and control block diagram of the proposed 
APF system.   Vo1 and Vo2 are the dc voltages of the inverter capacitors. 
 
 
 
 
Figure 2.8:  Schematic diagram of single phase MSMI APF with UCI controller 
 
The DC capacitor voltage of each module of the inverter and mains current are 
sensed into the UCI controller.  The capacitor voltage acts as input parameter to the 
integrator.  Through the current transformer, the mains current is compared with the 
integrated voltage signal from each module of inverter to generate pulses for R-S flip 
flops for triggering the inverter switches.  
 
 
The phase voltage leveling of this the MSMI APF at the input terminal is shown 
as in Figure 2.9 where by the 5-level voltages are: 2Vdc, Vdc, 0, -Vdc, -2Vdc.  The duty 
ratio of each inverter is denoted by dj, where j = 1, 2,…..m. Alphabet m is the number 
of module.  
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 Figure 2.9:  Phase voltage of the MSMI APF 
 
 
 
 
2.4 R-S Flip flop Function and Operation Waveform 
 
 
As mentioned in the previous section, the comparator output will trigger the flip 
flops to differ the state.  The inverter switches will switch ON and OFF based on the R-
S flip flop functions given in Table 2.3.  
 
 
Table 2.3: R-S Flip flop function table 
 
R S Q(t+1) 
0 0 Q(t) 
0 1 1 
1 0 0 
1 1 x 
Q(t+1) = Present output of flip-flop 
Q(t) = Previous output of flip-flop 
Activated output = 1 
Deactivated output =0 
Do not care output = x 
 
 
The operation waveform of the UCI controller is shown in Figure 2.10.  The 
product of the sensed input current with the sensing resistor, Rs.ige is known as the 
reference signal.  During the arrival of the clock pulse to the reset port of integrator, it 
will start to integrate the inverter DC capacitor voltage.  As long as it has not reached 
the control signal, the integration will proceed until they are equal.  It shows that when 
the integrated voltage reaches Rs.ige, the R input port of the flip flop will be given an 
input signal by the comparator.  The S port signal on the other hand is provided by the 
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clock.  The switching signals at port Q and Q  are generated based on the instantaneous 
condition that is required for compensation.  The integrator reset is controlled by a 
series of clock pulses.  The period of the clock pulses determines the constant switching 
operation frequency of the MSMI.  Meanwhile, the integrator will wait until the next 
clock pulse to trigger it for integration of the output voltage and the operation will 
repeat.  
 
 
 
Figure 2.10: Operation waveform of the controller 
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2.5 The One-Cycle Control Theory 
 
 
The implementation circuit for the One-Cycle Control switch is shown in Figure 
2.11 [1].  The core component of the One-Cycle control technique is the integrator with 
reset port.   
 
 
Figure 2.11: The one-cycle controlled constant frequency switch 
 
 
It is easier to understand the One-Cycle Control theory by considering the 
operation of a switch.  Figure 2.12 shows the operation of a switch based on a switch 
function, k(t)[1]. The switching frequency is a constant defined as, fs = 1/Ts.  The 
switch function is represented as: 
 
⎩⎨
⎧
=
,0
,1
)(tk  
SON
ON
TtT
Tt
<<
<<0
     (2.1) 
 
 
Figure 2.12: The switch function 
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In each switching cycle, the switch is turned on during TON and turned off 
during TOFF, where the summation of these periods is equal to Ts. The duty ratio of the 
switch is, d = TON / Ts.  It is modulated by an analog control reference vref(t). 
  
From the figure, the input signal x(t) is chopped by the switch and conveyed to 
the output as a switch variable, y(t).  As can be observed from the diagram, the 
frequency of y(t) is the same as the frequency of k(t) where as the amplitude envelope 
of y(t) is the same as the input x(t).  Therefore, 
 
)()()( txtkty =      (2.2) 
 
Generally, the switching frequency is much higher than the frequency bandwidth of 
x(t).  Therefore, y(t) will appear as: 
∫= ONT
s
dttx
T
ty
0
)(1)(  
 )()( tdtx=       (2.3) 
From equation (2.3), y(t) at the output is now the product of the input signal and the 
duty ratio, which has caused the switch operation to become nonlinear. 
  
The duty ratio of the switch is modulated such that the integration of the switch 
variable at the switch output is exactly equal to the integration of the reference signal in 
each cycle, i.e: 
 
∫∫ = sON T refT dttvdttx 00 )()(     (2.4) 
 
Then, by dividing both sides of equation (2.4) with the switching period, the average 
value of  y(t)is exactly equal to the control reference signal in each cycle.  In other 
words, the average of y(t) is instantaneously controlled within one cycle, i.e: 
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The switch is now linearly related y(t) to the control reference vref(t).  Therefore, the 
One-Cycle Control technique is able to convert operation of a switch from non-linear to 
linear. 
 
 
In Figure 2.11, integration will start at every moment when there is a fixed 
frequency clock pulse.  The integration is defined as vint(t), which is related to the input 
signal: 
 
∫= t dttxqtv 0int )()( ;  where q is a constant                         (2.6) 
 
The integration signal is compared with vref(t) instantaneously.  At the instant when 
vint(t) reaches vref(t), the controller will turn off the switch from the on state.  The duty 
ratio, d = TON / Ts is determined by: 
 
)()(
0
tvdttxq ref
dTs
=∫    (2.7) 
 
Since Ts is constant and K=1/(qTs) is a constant, the average value of y(t) in each cycle 
is therefore: 
 
)()(1)(
0
tKvdttx
T
ty ref
dT
s
s
== ∫  (2.8) 
 
Figure 2.13 shows the operating waveforms of a constant frequency switch in 
One-cycle control, where vref is a constant [1]. 
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Figure 2.13: The waveform of the One-cycle controlled switch with constant frequency  
 
 
 
 
2.6 The UCI Control Circuit  
 
 
The control key equations for both configurations are derived based on [6].  
During the positive half cycle, when Vg > 0, S1 is always in the ON position, the 
inductor voltage is given as follows: 
 
 gL VONV =)(   for       0 < t < dTs    (2.9) 
 
But during the OFF cycle, the inductor voltage for the MSMI APF is different 
from that of the conventional APF.  Equation (2.10) is the inductor voltage for the 
conventional APF system and Equation (2.11) is for the MSMI APF configuration. 
 
  dcgogL VVVVOFFV −=−=)(  for  dTs < t < Ts    (2.10) 
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In constant frequency operation, the average inductor voltage-second is 
approximately balanced during each switching cycle. 
 
 0)1()()( =−⋅+⋅ sLsL TdOFFVdTONV     (2.12) 
 
By substituting (2.9) and (2.10) or (2.11) into above equation, 
 
 0)1()( =−⋅−+⋅ sogsg TdVVdTV  when   0>gV    (2.13) 
 
Similar to the negative half cycle, 
 
 0)1()( =−⋅++⋅ sogsg TdVVdTV  when   0<gV   (2.14) 
Define,  
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Combination of (2.13), (2.14) and (2.15) yields relationship between duty ratios of 
switches, input ac voltage and DC bus voltage of the APF. 
 
 )1( dVV oge −=       (2.16) 
 
For the system with nonlinear loads, unity power factor can be achieved by 
connecting an active power filter to the ac inlet. The control goal of the APF is 
therefore to force the AC current follows the AC input voltage, that is: 
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 gesge iRV ⋅=      (2.17) 
 
Where Rs is the sensing resistance. 
By equating (2.16) and (2.17) results the control key equation  
 
)1( dViR oges −=⋅      (2.18) 
 
Duty ratio for each level of inverter is controlled to satisfy equation (2.18) 
which in turn will satisfy equation (2.17) to achieve unity power factor.   
 
 
 
 
 
CHAPTER III 
 
 
 
 
DEVELOPMENT OF SIMULATION BLOCKS 
 
 
 
 
3.1 Research Procedures 
 
 
This project is planned and divided into different phases to be accomplished 
according to the flow chart as shown in Figure 3.1.  It is mainly focus on software 
only, which consists of five phases. The first phase is essentially the literature study 
material which involves review on the development of APF with UCI control.  The 
second phase relate to the analysis on the harmonic components generated by 
nonlinear load and to realize the APF system in Simulink.  The third phase is to 
design and construct the APF systems based on the derivation in [6].  Whereas, 
forth phase involved the analysis of switching signal generation and simulation of 
entire power system using Simulink.  Troubleshooting had been done to find out the 
unnecessary error in the simulation.  Finally, analysis on the performance of the 
proposed MSMI APF system was done.  To prove that this particular topology will 
perform better than the conventional APF system, comparison was presented and 
the results will be discussed in the following chapter.   
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Figure 3.1: Project flow chart. 
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3.2 MATLAB/Simulink  Simulation Parameters 
 
 
The proposed APF system in chapter I that meant the inverter was simulated 
using MATLAB/ Simulink. In the simulation parameters menu, the simulation 
settings are entered as in Figure 3.2.  Twenty cycles of the line frequency waveform 
were simulated to obtain the steady state output.  The ode 15s (stiff/NDF) solver 
and maximum simulation step size were selected to suit the characteristic and 
operation conditions of the APF system.   
 
 
 
Figure 3.2: Simulation parameter settings for the APF system. 
 
 
Table 3.1 lists some of the parameters in the proposed APF system and their 
associated symbols and values. 
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Table 3.1: Proposed APF system simulation parameters 
Parameters Symbol Value 
Line Voltage  Vg 220Vrms 
Line Frequency f 50Hz 
APF Inductor Lf 5mH 
APF DC-bus Capacitor Cf 500µF 
Inverter Switching Frequency  fs 10kHz 
Rectifier Resistance Load R Rl 250Ω 
Rectifier DC-Link Capacitor Cl 1000µF 
Rectifier Smoothing Inductor Ll 1mH 
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3.3 Nonlinear R-C Load 
 
 
The nonlinear load is shown in Figure 3.3.  It is an uncontrolled diode 
rectifier with R-C load.  Point In1 and Out1 were connected to the incoming supply 
terminal. 
 
 
 
 
Figure 3.3: Nonlinear uncontrolled rectifier with R-C load 
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3.4 Schematics of H-bridge Inverter APF System 
 
 
Figure 3.4 shows the structure of a single phase H-bridge inverter APF.  The 
DC voltage of the inverter is supplied by the DC-link capacitor.  Two resistors next 
to the capacitor are for the purpose of voltage division. 
 
 
 
Figure 3.4: H-bridge APF structure 
 
The controller for the H-bridge inverter APF can be depicted from Figure 
3.5.  Data type conversion blocks were implemented as an interface to convert data 
between the connection of Simulink blocks and Simpowersystem blocks from 
Boolean data to Double data type or vice versa.  
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Figure 3.5:  UCI controller for H-bridge inverter APF 
 
The entire single phase H-bridge APF system was then assembled using 
Simulink as shown in Figure 3.6.   
 
 
Si n gl e- pha se Act i v e Pow er  F i l t er  w i t h 
Un i f i ed Con st a n t  F r equ en cy  I n t egr a t i on  Con t r ol l er
Powergui
-Continuous
In1
In2
Out1
Out2
Out3
Out4
UCFI controller
ipcur
To Workspace
Scope
In1 Out1
Nonlinear R-L load
[ipcur]
Gotoipcur
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GotoS4
[S3]
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[S2]
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[S1]
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Fromipcur
[S4]
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[S3]
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[S2]
FromS2
[S1]
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+ i-
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 Figure 3.6:  Schematic diagram of a single phase APF with UCI controller 
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3.5 Schematics of MSMI APF System 
 
 
Figure 3.7 is the structure of the single phase MSMI APF.  Two modules of 
H-bridge inverters are cascaded with separate DC sources to form a 5-level MSMI.  
The number of modules for an M level MSMI is equal to (M-1)/2.  This circuit 
comprises of eight switching devices with two DC-link capacitors. 
 
 
 
Figure 3.7: MSMI APF structure 
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The controller for the MSMI is as depicted in Figure 3.8.  Every flip-flop 
has the duty to control each leg of the MSMI.  As can be seen, the controller for 
module 2 of the inverter is similar to that of Module 1, whereby each controller will 
obtain input from its corresponding module of Figure 3.7. 
 
 
 
Figure 3.8: UCI controller for single phase MSMI APF 
 
 
 The overall APF system consisting of the MSMI and the UCI controller can 
be found in Figure 3.9.  The Figure shows that the 5-level MSMI is connected in 
parallel with the point between the source and non-linear load where the 
compensation current will be generated to ensure the source current remain 
sinusoidal. 
 
Controller for module 1 
Controller for module 2 
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Figure 3.9:  Single phase MSMI APF system 
 
 
 
 
 
CHAPTER IV 
 
 
 
 
SIMULATION RESULTS, ANALYSIS AND DISCUSSION 
 
 
 
 
4.1 Generation of  Switching Signals 
 
 
In UCI control, an integrator is used as a tool to generate carrier signals.  The 
integrator is provided with a reset signal to repeat the process after each cycle of 
integration.  The rate of integration depends on the output voltage; the higher the output 
voltage value, the steeper the output slope of the integrator.  This will cause 
intersections between the integrator output and which in turn will produce shorter duty 
cycles for the switch and less compensation.  
 
 
Two reference signals are required for controlling the switching function of leg 
A and leg B of the MSMI as shown in Figure 2.7.  These reference signals for leg A and 
leg B are compared to the carrier signals in order to produce input signals to the flip 
flops.  Figure 4.1 illustrates a small portion of the entire triangular carrier signal and the 
reference signals in the range of 0.002 second for controlling module one of the MSMI.  
The following elaboration is valid to module two of the MSMI as well.   
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Figure 4.1: Comparison of triangular signal produced by integrator and the 
 reference signal for leg A and leg B of inverter 
 
 Comparison between the carrier signal and the reference signal for leg A, 
results in the generation of the input signal to R port of the flip flop as shown in 
Figure 4.2.  The S port however, receives triggering signal from a clock with 
constant frequency pulses which determine the carrier frequency, in this case set at 
10kHz.  The same process is also applied to the second flip flop that is controlling 
leg B by comparing the leg B reference signal with the carrier signal. 
 
 
 Figure 4.2: Input signal to R port of flip flop controlling leg A 
 
 
Figure 4.3: Input signal to S port of flip flop controlling leg A 
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Figure 4.4 and 4.5 are the output signals of the R-S flip flop, the Q port 
signal of flip flop will be assigned to control switch S1 and the complement signal 
from Q  port will control S2. 
 
 
 
Figure 4.4: Switching signal of switch S1 
 
Figure 4.5: Switching signal of switch S2 
  
 
 The input signal to R port of the flip flop that is controlling leg B as shown 
in Figure 4.6 is obtained from the comparison of the carrier signal with the 
reference signal.  
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Figure 4.6: Input signal to R port of flip flop controlling leg B 
 
 
 
Figure 4.7: Input signal to S port of flip flop controlling leg B 
 
 
 Variations of the duty cycle for the two switches in leg B are determined by 
the rate of integration and the variation of reference signal as described previously. 
 
 
 
Figure 4.8: Switching signal of switch S3 
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Figure 4.9: Switching signal of switch S4 
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4.2 Input Current Of Nonlinear Load 
 
 
As stated in previous chapter, the typical nonlinear load used in this project 
is a diode rectifier with R-C load.  This nonlinear load is connected to the ac supply 
via an inductor.  Figure 4.10 shows the ac input current drawn by the nonlinear 
load.  It is distorted severely and the harmonics content is high.  The Total 
Harmonic Distortion (THD) for such type of load is undoubtedly large.  For the 
selected load parameters, the THD goes up to 146.74%.  This simulation result is 
based on the first hundred harmonics of the entire signal and the harmonic 
spectrums are shown in Figure 4.11.  There are significant low frequency harmonics 
that are undesired in the AC line.  The solution to mitigate such significant 
harmonics will be done by the conventional and also the nonconventional APF 
systems.  Results are shown in the following sections. 
 
 
Figure 4.10: Waveform of highly distorted source current caused by diode rectifier  
 with RC load 
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 Figure 4.11: Harmonic current components without compensation 
 
 
 
 
4.3 Compensation of H-Bridge Inverter APF 
 
 
This section will show the simulation results based on the operation of the 
H-bridge inverter APF.  The nonlinear load current is compensated using the H-
bridge inverter associated with the UCI controller.  The simulation results are 
shown during steady-state condition. 
 
 
Figure 4.12 shows the APF current, which is the complement of the 
distorted input current of nonlinear load.  This current will compensate the 
nonlinear input current to become a sinusoidal like waveform that will reduce the 
high THD value. 
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Figure 4.12: Current of H-bridge inverter APF for compensation. 
 
 
Figure 4.13 is the supply current to the nonlinear load after compensation by 
the APF.    The current is in a better sinusoidal form compared with the original 
input current to the nonlinear load. The THD is reduced from 146.96% to 13.51% 
after the APF compensation.   Figure 4.14 shows the current harmonic components.  
Most of the significant low frequency harmonic components are now reduced to 
smaller values. 
 
 
 
Figure 4.13: Waveform of source current after compensating by H-bridge inverter. 
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Figure 4.14: Source current harmonic spectrums after compensating by H-bridge 
inverter. 
 
 
Figure 4.15 is the phase voltage waveform for the H-Bridge inverter when 
operating under the unipolar switching mode.  This waveform is to verify that the 
APF system is operating correctly.  As expected, the AC voltage is a series of that is 
nearly similar to a square-wave voltage.  The irregular pulses that form this square-
wave voltage are caused by the charging and discharging of the capacitor that acts 
as the DC voltage source for the inverter.   
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Figure 4.15: H-bridge inverter APF phase voltage 
 
 
 
 
4.4 Compensation of  MSMI APF 
 
 
The compensation current from the MSMI APF in Figure 4.16 will 
compensate the distorted current waveform of the diode rectifier RC load as shown 
previously in Figure 4.1. 
 
 
Figure 4.16: Compensation current produced by MSMI APF 
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The wave shape of the AC source current waveform in Figure 4.17 is now 
nearly similar to sinusoidal with slight distortion.    
 
 
 
Figure 4.17: Source current waveforms after compensation. 
 
 
After being compensated by the proposed configuration of the MSMI APF, 
the THD of AC mains current is greatly reduced to 6.61% as in Figure 4.18, which 
displays an encouraging result.   
 
 
Figure 4.18: Harmonic spectrum of source current after compensation. 
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Figure 4.19 is the phase voltage of this particular MSMI APF, which 
indicates 5 levels of voltage including the reference level.  The envelope of the 
PWM waveform is closer to sinusoidal compared to the conventional single stage 
APF that produced square wave voltages. Figure 4.20 shows the pulses of the 
MSMI APF phase voltage. 
 
 
 
Figure 4.19: Phase voltage of 5-level MSMI APF 
 
 
 
Figure 4.20: Pulses of MSMI APF phase voltage 
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Figure 4.21 shows the current of the input supply is forced to follow in 
phase with the voltage at the AC mains which indicates the unity power factor of 
the system.  
 
  
 
4.4.1 Load Disturbance 
 
 
 
 
Figure 4.21: Input supply current in phase with phase voltage at AC mains after 
compensation of MSMI APF 
 
 
4.4.1 Load Disturbance 
 
 
A load disturbance has been created to test the ability and flexibility of the 
proposed APF configuration.  At 0.3 second of the simulation time, the load is 
suddenly changed from 250 Ω to 200 Ω.  Figure 4.22 shows the increment of 
current peak due to the reduction of load.   
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Figure 4.22: Load changes from 250 Ω to 200 Ω at 0.3s. 
 
 
 Figure 4.23 shows the compensation current generated by this MSMI APF.  
At the moment the APF detects the change in load, it compensates instantaneously 
according to the disturbance.  
  
 
 The instantaneous compensation from the MSMI APF has proved its 
flexibility to load variation.  By looking at the current drawn from the AC supply in 
Figure 4.24, it remains a sinusoidal waveform without being affected by the 
disturbance that occurs at the load. 
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Figure 4.23: Compensation current to the changing load at 0.3s 
  
 
 
Figure 4.24:  Source current drawn from the AC input with change in load at 0.3s 
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4.5 Discussion 
 
Table 4.1 presents the odd harmonic contents of the source current without 
compensation, with H-bridge Inverter APF compensation and with the proposed 
MSMI APF compensation. The harmonic percentage values are based on the 
fundamental components.   The even harmonic contents are not shown as they are 
negligibly small for the analysis.  The complete harmonic component lists can be 
found in Appendix B.   From the table, high contents of current harmonics 
especially the low order ones can be observed in the case where no compensation is 
provided to the system.  The effect is obvious especially for those low frequency 
harmonics.  These significant low frequency harmonics contribute to the intolerable 
distortion of current at the main supply.   
 
 
The harmonic contents are mitigated mildly with the compensation of an H-
bridge inverter APF.  The low frequency harmonics now appear to be in lower 
percentage.  Compare to the H-bridge inverter APF, the proposed configuration has 
effectively compensated the harmonics current, where more reduction in harmonic 
percentage can be found as listed in the forth column of the table.   
 
 
Although there are some harmonics in the higher frequency appear to be 
higher in percentage after compensated by the MSMI compared to the one of 
compensated by H-bridge inverter APF, but it does not affect much to the total 
harmonic distortion as the difference between them are considered quite small.  The 
harmonic spectrums results shown in the previous section indicated that almost 
twenty two times of THD reduction can be achieved by the compensation of MSMI 
APF compared to the H-bridge inverter APF that managed to achieve only eleven 
times lower THD than the distorted source current.  In a nut shell, the performance 
of an MSMI APF is better than the existing APF system that is implemented using 
the UCI control. 
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Table 4.1: Source current harmonic components 
Source Current Harmonic Components 
Based On the Fundamental Components Harmonic 
No. Without 
compensation  [%] 
Compensated with H-
bridge inverter APF [%] 
Compensated with 
MSMI APF [%] 
3 92.51 7.18 2.22 
5 78.83 6.96 3.14 
7 61.30 6.13 3.00 
9 42.79 4.81 2.50 
11 26.12 3.24 1.78 
13 13.82 1.86 1.11 
15 8.25 1.19 0.94 
17 7.90 1.20 1.02 
19 7.46 1.19 1.04 
21 5.81 0.97 0.94 
23 4.02 0.69 0.80 
25 3.26 0.58 0.64 
27 3.27 0.59 0.52 
29 3.03 0.56 0.50 
31 2.43 0.46 0.60 
33 1.91 0.36 0.66 
35 1.79 0.34 0.60 
37 1.78 0.35 0.39 
39 1.60 0.31 0.11 
41 1.31 0.26 0.20 
43 1.15 0.23 0.41 
45 1.14 0.23 0.48 
47 1.10 0.22 0.41 
49 0.97 0.20 0.27 
 
 
 
 
 
 
CHAPTER V 
 
 
 
 
CONCLUSION AND SUGGESTIONS 
 
 
 
 
5.1 Conclusion 
 
 
Since power electronics related equipment has been widely used in recent 
years, the voltage and current waveform contamination of power system is more 
serious than before.  To curb this problem, harmonic limitations have been imposed 
to the customers.  The emergence of APF consequently is definitely an effective 
solution for either industrial or residential end users.  Its capability to operate over 
wide load range without affecting the system performance makes it a meaningful 
solution for harmonic problems for those existing and installed equipment in a 
building. 
 
 
A single phase MSMI APF with UCI control has been proposed in this 
project.  5-levels MSMI is employed to reduce voltage stress of the inverter 
switches.   The compensation done by this particular APF results in low percentage 
of THD in the input AC current.  Furthermore, the MSMI APF with UCI controller 
performs current compensation in the manner of cycle by cycle, so that the 
compensated net current matches the input voltage closely, thus a unity power 
factor can be achieved.   
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From the simulation results, it can be found that the proposed configuration 
has inherited the performance of the conventional H-bridge APF with additional 
benefits.  The capability of the MSMI APF with UCI controller undoubtedly 
provides a flexible solution for power quality control.  Due to the simplicity and 
modularity of the circuitry, this APF configuration is applicable and is very suitable 
for industrial production purposes.  
  
 
 In a nutshell, the proposed MSMI APF system that inherited robust and 
reliable characteristics has shown satisfactory performance in the mitigation of 
harmonic current problems in the power systems. 
   
 
 
 
5.2 Suggestions For Future Work 
 
 
Some suggestions that can be considered for future work are as follows: 
• Firstly, hardware implementation of the MSMI APF system is  
 recommended as an extension to the simulation project for verification   
 purpose  
• Secondly, the simulation work itself can be extended to a three phase MSMI 
APF system, so that it can represent operation on the utility side. 
• Finally, higher levels of the MSMI can be considered to obtain better results 
in terms of harmonic current compensation and further reduce the voltage 
stress on the switching devices. 
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APPENDIX A 
 
 
 
 
Table of Current Distortion Limits In IEEE Std 519 
 
Table 10.3, p78 
Current Distortion Limits for General Distribution Systems 
(120V through 69,000 V) 
 
Maximum Harmonic Current Distortion in Percent of IL 
Individual Harmonic Order (Odd Harmonics) 
ISC/IL <11 11 ≤ h<17 17 ≤ h<23 23 ≤ h<25 35 ≤ h TDD 
<20* 4.0 2.0 1.5 0.6 0.3 5.0 
20<50 7.0 3.5 2.5 1.0 0.5 8.0 
50<100 10.0 4.5 4.0 1.5 0.7 12.0 
100<1000 12.0 5.5 5.0 2.0 1.0 15.0 
>1000 15.0 7.0 6.0 2.5 1.4 20.0 
 
Where: 
 ISC = maximum short-circuit current at PCC. 
 IL = maximum demand load current (fundamental frequency component) at     
 PCC. 
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APPENDIX B 
 
 
 
 
Source Current Harmonic List 
 
 
 
 
1) Before Compensation 
 Sampling Time =3.61552e-007 
 Samples per cycle =55317.1 
 Fundamental =2.4peak (1.697rms) 
  Total Harmonic Distortion (THD) =146.74% 
 
Harmonic Number  Frequency (Hz) Current Amplitude (Amp) Percentage of Current Harmonics (%) 
1 50 2.40 100 
2 100 0.00 0.01 
3 150 2.22 92.51 
4 200 0.00 0.01 
5 250 1.89 78.83 
6 300 0.00 0.01 
7 350 1.47 61.30 
8 400 0.00 0.01 
9 450 1.03 42.79 
10 500 0.00 0.01 
11 550 0.63 26.12 
12 600 0.00 0.01 
13 650 0.33 13.82 
14 700 0.00 0.00 
15 750 0.20 8.25 
16 800 0.00 0.00 
17 850 0.19 7.90 
18 900 0.00 0.00 
19 950 0.18 7.46 
20 1000 0.00 0.00 
21 1050 0.14 5.81 
22 1100 0.00 0.00 
23 1150 0.10 4.02 
24 1200 0.00 0.00 
25 1250 0.08 3.26 
26 1300 0.00 0.00 
27 1350 0.08 3.27 
28 1400 0.00 0.00 
29 1450 0.07 3.03 
30 1500 0.00 0.00 
31 1550 0.06 2.43 
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32 1600 0.00 0.00 
33 1650 0.05 1.91 
34 1700 0.00 0.00 
35 1750 0.04 1.79 
36 1800 0.00 0.00 
37 1850 0.04 1.78 
38 1900 0.00 0.00 
39 1950 0.04 1.60 
40 2000 0.00 0.00 
41 2050 0.03 1.31 
42 2100 0.00 0.00 
43 2150 0.03 1.15 
44 2200 0.00 0.10 
45 2250 0.03 1.14 
46 2300 0.00 0.00 
47 2350 0.03 1.10 
48 2400 0.00 0.00 
49 2450 0.02 0.97 
50 2500 0.00 0.00 
 
 
 
2) List of current harmonic spectrums after compensated by H-Bridge inverter APF. 
 Sampling Time = 2.61071e-007s 
 Samples per cycle = 76607.6 
 Fundamental = 11.16 peak (7.889rms) 
   Total Harmonic Distortion (THD) = 13.51% 
 
 
Harmonic Number  Frequency (Hz) Current Amplitude (Amp) Percentage of Current Harmonics (%) 
1 50 11.16 100 
2 100 0.00 0.00 
3 150 0.80 7.18 
4 200 0.00 0.00 
5 250 0.78 6.96 
6 300 0.00 0.00 
7 350 0.68 6.13 
8 400 0.00 0.00 
9 450 0.54 4.81 
10 500 0.00 0.00 
11 550 0.36 3.24 
12 600 0.00 0.00 
13 650 0.21 1.86 
14 700 0.00 0.00 
15 750 0.13 1.19 
16 800 0.00 0.00 
17 850 0.13 1.20 
18 900 0.00 0.00 
19 950 0.13 1.19 
20 1000 0.00 0.00 
21 1050 0.11 0.96 
22 1100 0.00 0.00 
23 1150 0.08 0.69 
24 1200 0.00 0.00 
25 1250 0.06 0.57 
26 1300 0.00 0.00 
27 1350 0.07 0.59 
28 1400 0.00 0.00 
29 1450 0.06 0.55 
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30 1500 0.00 0.00 
31 1550 0.05 0.45 
32 1600 0.00 0.00 
33 1650 0.04 0.36 
34 1700 0.00 0.00 
35 1750 0.04 0.34 
36 1800 0.00 0.00 
37 1850 0.04 0.34 
38 1900 0.00 0.00 
39 1950 0.03 0.31 
40 2000 0.00 0.00 
41 2050 0.03 0.26 
42 2100 0.00 0.00 
43 2150 0.03 0.22 
44 2200 0.00 0.00 
45 2250 0.03 0.22 
46 2300 0.00 0.00 
47 2350 0.02 0.22 
48 2400 0.00 0.00 
49 2450 0.02 0.19 
50 2500 0.00 0.00 
 
 
 
3) List of current harmonic spectrums after compensated by MSMI APF. 
 Sampling Time = 3.61552e-007 s 
 Samples per cycle = 55317.1 
 Fundamental = 9.582 peak (6.775 rms) 
 Total Harmonic Distortion (THD) = 6.61% 
 
Harmonic Number  Frequency (Hz) Current Amplitude (Amp) Percentage of Current Harmonics (%) 
1 50 9.58 100 
2 100 0.00 0.00 
3 150 0.21 2.22 
4 200 0.00 0.00 
5 250 0.30 3.14 
6 300 0.00 0.00 
7 350 0.29 3.00 
8 400 0.00 0.00 
9 450 0.24 2.50 
10 500 0.00 0.00 
11 550 0.17 1.78 
12 600 0.00 0.00 
13 650 0.11 1.11 
14 700 0.00 0.00 
15 750 0.09 0.94 
16 800 0.00 0.00 
17 850 0.10 1.02 
18 900 0.00 0.00 
19 950 0.10 1.04 
20 1000 0.00 0.00 
21 1050 0.10 0.94 
22 1100 0.00 0.00 
23 1150 0.09 0.80 
24 1200 0.00 0.00 
25 1250 0.08 0.64 
26 1300 0.00 0.00 
27 1350 0.06 0.52 
28 1400 0.00 0.00 
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29 1450 0.05 0.50 
30 1500 0.00 0.00 
31 1550 0.05 0.60 
32 1600 0.00 0.00 
33 1650 0.06 0.66 
34 1700 0.00 0.00 
35 1750 0.06 0.60 
36 1800 0.00 0.00 
37 1850 0.04 0.39 
38 1900 0.00 0.00 
39 1950 0.01 0.11 
40 2000 0.00 0.00 
41 2050 0.02 0.20 
42 2100 0.00 0.00 
43 2150 0.04 0.41 
44 2200 0.00 0.00 
45 2250 0.05 0.48 
46 2300 0.00 0.00 
47 2350 0.04 0.41 
48 2400 0.00 0.00 
49 2450 0.03 0.27 
50 2500 0.00 0.00 
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APPENDIX C 
 
 
MATLAB Documentations For Simulation Model 
 
MSMI_UCI 
Details for msmi_uci 
Pei Yi   
23-Jan-2005 22:22:57 
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Model – msmi_uci 
Full Model Hierarchy 
1. msmi_uci 
1. MsmiLevel1 
2. MsmiLevel2 
3. Nonlinear load 
4. UcfiController 
Simulation Parameter Value 
Solver ode15s 
RelTol 1e-3 
Refine 1 
MaxStep 1e-6 
MaxOrder 5 
ZeroCross on 
[more info] 
 
System – msmi_uci 
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Table 1. AC Voltage Source Block Properties 
Name A P F stime mesure PSBOutputType 
AC 311 0 50 0 None 1 
Table 2. Bus Bar Block Properties 
Name PSBOutputType 
T connector1 1 
Table 3. Current Measurement Block Properties 
Name PhasorSimulation OutputType PSBOutputType PSBequivalent 
CM off Magnitude 01 0 
Table 4. From Block Properties 
Name GotoTag Defined In 
Fromipcur ipcur Selector 
FromS1 S1 DT1 
FromS2 S2 DT6 
FromS3 S3 DT4 
FromS4 S4 DT5 
FromS5 S5 DT7 
FromS6 S6 DT12 
FromS7 S7 DT10 
FromS8 S8 DT11 
Table 5. Goto Block Properties 
Name GotoTag TagVisibility Used By 
Goto1 S5 local Data Type Conversion, Switch 
Goto2 S7 local Data Type Conversion, Switch 
Goto4 S8 local Data Type Conversion, Switch 
Gotoipcur ipcur local Scope3, Gain4, To Workspace, Scope5 
GotoS1 S1 local Data Type Conversion, Switch 
GotoS2 S2 local Data Type Conversion, Switch 
GotoS3 S3 local Data Type Conversion, Switch 
GotoS4 S4 local Data Type Conversion, Switch 
GotoS5 S6 local Data Type Conversion, Switch 
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Table 6. PSB option menu block Block Properties 
Name Frange Ylog Xlog save variable structure ZoomFFT StartTime 
powergui [0:2:500] off on off ZData source on 0.3 
 
cycles DisplayStyle fundamental FreqAxis MaxFrequency frequencyindice 
1 4 50 on 5000 1 
 
frequencyindicesteady RmsSteady display Ts methode frequency echomessages
1 1 off 0 off 60 off 
Table 7. Series RLC Branch Block Properties 
Name a b c mesure PSBOutputType 
5 mH 10 5e-03 inf None 1 
Table 8. ToWorkspace Block Properties 
Name VariableName MaxDataPoints Decimation SampleTime SaveFormat
To 
Workspace 
ipcur inf 1 -1 Array 
To 
Workspace1 
phv inf 1 -1 Array 
Table 9. Voltage Measurement Block Properties 
Name PhasorSimulation OutputType PSBOutputType PSBequivalent 
VM1 off Magnitude 0 0 
VM2 off Magnitude 0 0 
VM3 off Magnitude 0 1 
 
Appendix 
Table 1. Block Type Count 
BlockType Count Block Names 
Goto 9 Goto1, Goto2, Goto4, GotoS1, GotoS2, GotoS3, GotoS4, 
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BlockType Count Block Names 
GotoS5, Gotoipcur 
From 9 FromS1, FromS2, FromS3, FromS4, FromS5, FromS6, 
FromS7, FromS8, Fromipcur 
SubSystem 4 MsmiLevel1, MsmiLevel2, Nonlinear load, 
UcfiController 
Scope 4 Scope1, Scope2, Scope5, Scope9 
Voltage Measurement 
(m) 
3 VM1, VM2, VM3 
ToWorkspace 2 To Workspace, To Workspace1 
Series RLC Branch 
(m) 
1 5 mH 
PSB option menu 
block (m) 
1 powergui 
Current Measurement 
(m) 
1 CM 
Bus Bar (m) 1 T connector1 
AC Voltage Source 
(m) 
1 AC 
Table 2. Model Variables 
Variable 
Name 
Parent 
Blocks 
Calling 
string 
Value 
S1 FromS1 
GotoS1 
S1 
S1 
[1106342x1 double] 
S2 FromS2 
GotoS2 
S2 
S2 
[1106342x1 double] 
S3 FromS3 
GotoS3 
S3 
S3 
[1106342x1 double] 
S4 FromS4 
GotoS4 
S4 
S4 
[1106342x1 double] 
S5 FromS5 
Goto1 
S5 
S5 
[1106342x1 double] 
S6 FromS6 
GotoS5 
S6 
S6 
[1106342x1 double] 
S7 FromS7 
Goto2 
S7 
S7 
[1106342x1 double] 
S8 FromS8 
Goto4 
S8 
S8 
[1106342x1 double] 
ipcur Fromipcur ipcur 
ipcur 
[1106342x1 double] 
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Variable 
Name 
Parent 
Blocks 
Calling 
string 
Value 
Gotoipcur 
source powergui source  time: [1106342x1 double] 
 signals: [1x1 struct] 
 blockName: 
'ucfimsmi_latest/Scope5' 
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System - msmi_uci/Diode Rect. RC load 
 
Table 1. Bus Bar Block Properties 
 
Table 2. Current Measurement Block Properties 
Name PhasorSimulation OutputType PSBOutputType PSBequivalent 
CM2 off Magnitude 01 0 
 
Name input output PSBOutputType 
Bus Bar (thin horiz) 4 0 111111111111111111111111111111111111111111
111111111111111111111111111111111111111111
Bus Bar (thin horiz)1 0 4 111111111111111111111111111111111111111111
111111111111111111111111111111111111111111
T connector N/A N/A 1 
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Table 3. Diode Block Properties 
Name Ron Lon Vf IC Rs Cs PSBOutputType 
Diode 0.01 0 0.8 0 10 0.01e-6 10 
Diode1 0.01 0 0.8 0 10 0.01e-6 10 
Diode2 0.01 0 0.8 0 10 0.01e-6 10 
Diode3 0.01 0 0.8 0 10 0.01e-6 10 
Table 4. Inport Block Properties 
Name Port PortDimensions SampleTime Defined In 
In1 1 -1 -1 Constant 
Table 5. Outport Block Properties 
Name Port OutputWhenDisabled InitialOutput Used By 
Out1 1 held [] Terminator, Terminator1, T 
connector1 
Table 6. Series RLC Branch Block Properties 
Name a b c mesure PSBOutputType 
R1 125 0 inf None 1 
R2 125 0 inf None 1 
1mH  1e-3 1e-3 inf None 1 
C 0 0 1000e-06 None 1 
Table 7. Terminator Block Properties 
Name 
T1 
T2 
T3 
T4 
Table 8. ToWorkspace Block Properties 
Name VariableName MaxDataPoints Decimation SampleTime SaveFormat
To 
Workspace1 
loadcur inf 1 -1 Array 
  
72
Table 9. Voltage Measurement Block Properties 
Name PhasorSimulation OutputType PSBOutputType PSBequivalent 
VM off Magnitude 0 0 
VM1 off Magnitude 0 0 
VM2 off Magnitude 0 0 
 
Appendix 
Table 1. Block Type Count 
BlockType Count Block Names 
Terminator 4 T1, T2, T3, T4 
Series RLC Branch (m) 4 R1, R2, 1mH , C 
Scope 4 Scope1, Scope2, Scope3, Scope5 
Diode (m) 4 Diode, Diode1, Diode2, Diode3 
Voltage Measurement 
(m) 
3 VM, VM1, VM2 
Bus Bar (m) 3 Bus Bar (thin horiz), Bus Bar (thin horiz)1, T 
connector 
ToWorkspace 1 To Workspace1 
SubSystem 1 Diode Rect. RC load 
Outport 1 Out1 
Inport 1 In1 
Current Measurement 
(m) 
1 CM2 
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System - msmi_uci/MsmiLevel1 
 
Table 1. Bus Bar Block Properties 
Name input output PSBOutputType 
Bus Bar (thin horiz) 4 0 111111111111111111111111111111111111111111 
111111111111111111111111111111111111111111 
Bus Bar (thin horiz)1 0 4 111111111111111111111111111111111111111111 
111111111111111111111111111111111111111111 
T connector N/A N/A 1 
Table 2. Current Measurement Block Properties 
Name PhasorSimulation OutputType PSBOutputType PSBequivalent 
CM2 off Magnitude 01 0 
Table 3. Ideal Switch Block Properties 
Name Ron Lon IC Rs Cs PSBOutputType 
S1 0.01 0 0 0.1 0.01e-6 10 
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Name Ron Lon IC Rs Cs PSBOutputType 
S2 0.01 0 0 0.1 0.01e-6 10 
S3 0.01 0 0 0.1 0.01e-6 10 
S4 0.01 0 0 0.1 0.01e-6 10 
Table 4. Inport Block Properties 
Name Port PortDimensions SampleTime Defined In 
In1 1 -1 -1 DT1 
In2 2 -1 -1 DT6 
In3 3 -1 -1 DT4 
In4 4 -1 -1 DT5 
In5 5 -1 -1 Constant 
Table 5. Outport Block Properties 
Name Port OutputWhenDisabled InitialOutput Used By 
Out1 1 held [] Gain1, Scope 
Out2 2 held [] Terminator, Terminator1, T 
connector2 
Table 6. Series RLC Branch Block Properties 
Name a b c mesure PSBOutputType 
Rf1 50 0 inf None 1 
Rf2 50 0 inf None 1 
Cf1 0 0 500e-06 None 1 
Table 7. Terminator Block Properties 
Name 
T1 
T2 
T3 
T4 
Table 8. ToWorkspace Block Properties 
Name VariableName MaxDataPoints Decimation SampleTime SaveFormat
To apfcur inf 1 -1 Array 
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Name VariableName MaxDataPoints Decimation SampleTime SaveFormat
Workspace2 
Table 9. Voltage Measurement Block Properties 
Name PhasorSimulation OutputType PSBOutputType PSBequivalent 
VM off Magnitude 0 0 
VM1 off Magnitude 0 0 
 
Appendix 
Table 1. Block Type Count 
BlockType Count Block Names 
Inport 5 In1, In2, In3, In4, In5 
Terminator 4 T1, T2, T3, T4 
Ideal Switch (m) 4 S1, S2, S3, S4 
Series RLC Branch (m) 3 Rf1, Rf2, Cf1 
Scope 3 Scope, Scope2, Scope4 
Bus Bar (m) 3 Bus Bar (thin horiz), Bus Bar (thin horiz)1, T 
connector 
Voltage Measurement 
(m) 
2 VM, VM1 
Outport 2 Out1, Out2 
ToWorkspace 1 To Workspace2 
SubSystem 1 MsmiLevel1 
Current Measurement 
(m) 
1 CM2 
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System - msmi_uci/MsmiLevel2 
 
Table 1. Bus Bar Block Properties 
Name input output PSBOutputType 
Bus Bar (thin horiz)2 4 0 111111111111111111111111111111111111111111
111111111111111111111111111111111111111111
Bus Bar (thin horiz)3 0 4 111111111111111111111111111111111111111111
111111111111111111111111111111111111111111
T connector2 N/A N/A 1 
Table 2. Ideal Switch Block Properties 
Name Ron Lon IC Rs Cs PSBOutputType 
S5 0.01 0 0 0.1 0.01e-6 10 
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Name Ron Lon IC Rs Cs PSBOutputType 
S6 0.01 0 0 0.1 0.01e-6 10 
S7 0.01 0 0 0.1 0.01e-6 10 
S8 0.01 0 0 0.1 0.01e-6 10 
Table 3. Inport Block Properties 
Name Port PortDimensions SampleTime Defined In 
In1 1 -1 -1 Constant 
In2 2 -1 -1 DT7 
In3 3 -1 -1 DT12 
In4 4 -1 -1 DT10 
In5 5 -1 -1 DT11 
Table 4. Outport Block Properties 
Name Port OutputWhenDisabled InitialOutput Used By 
Out1 1 held [] Terminator, Terminator1, 
Terminator, Terminator1 
Out2 2 held [] Gain5 
Table 5. Series RLC Branch Block Properties 
Name a b c mesure PSBOutputType 
R4 50 0 inf None 1 
R5 50 0 inf None 1 
RC2 0 0 500e-06 None 1 
Table 6. Terminator Block Properties 
Name 
T5 
T6 
T7 
T8 
Table 7. Voltage Measurement Block Properties 
Name PhasorSimulation OutputType PSBOutputType PSBequivalent 
VM1 off Magnitude 0 0 
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Name PhasorSimulation OutputType PSBOutputType PSBequivalent 
VM3 off Magnitude 0 0 
 
Appendix 
Table 1. Block Type Count 
BlockType Count Block Names 
Inport 5 In1, In2, In3, In4, In5 
Terminator 4 T5, T6, T7, T8 
Ideal Switch (m) 4 S5, S6, S7, S8 
Series RLC Branch (m) 3 R4, R5, RC2 
Bus Bar (m) 3 Bus Bar (thin horiz)2, Bus Bar (thin horiz)3, T 
connector2 
Voltage Measurement 
(m) 
2 VM1, VM3 
Outport 2 Out1, Out2 
SubSystem 1 MsmiLevel2 
Scope 1 Scope10 
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System - msmi_uci/UcfiController 
 
Table 1. Constant Block Properties 
Name Value VectorParams1D OutDataTypeMode ConRadixGroup 
Const1 1.500 on Inherit from 'Constant value' Use specified scaling 
Const2 1.500 on Inherit from 'Constant value' Use specified scaling 
Table 2. DataTypeConversion Block Properties 
Name DataType 
DT1 double 
DT10 double 
DT11 double 
DT12 double 
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Name DataType 
DT2 boolean 
DT3 boolean 
DT4 double 
DT5 double 
DT6 double 
DT7 double 
DT8 boolean 
DT9 boolean 
DTC boolean 
DTC1 boolean 
DTC2 boolean 
DTC3 boolean 
Table 3. DiscretePulseGenerator Block Properties 
Name PulseType Ampltd Period PulseWidth PhaseDelay SampleTime VectParas1D
Ts1 Time 
based 
1 1e-4 1 0 1 on 
Ts2 Time 
based 
1 1e-4 1 0 1 on 
Ts3 Time 
based 
1 1e-4 1 0 1 on 
Ts4 Time 
based 
1 5e-5 1 0 1 on 
Ts5 Time 
based 
1 1e-4 1 0 1 on 
Ts6 Time 
based 
1 1e-4 1 0 1 on 
Table 4. Gain Block Properties 
Name Gain Multiplication OutDataTypeMode 
CT 0.100 Element-wise(K.*u) Same as input 
Gain1 -1 Element-wise(K.*u) Same as input 
Gain2 250 Element-wise(K.*u) Same as input 
Gain3 -1 Element-wise(K.*u) Same as input 
Gain5 -1 Element-wise(K.*u) Same as input 
Gain6 600 Element-wise(K.*u) Same as input 
Gain7 -1 Element-wise(K.*u) Same as input 
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Table 5. Inport Block Properties 
Name Port PortDimensions SampleTime Defined In 
In1 1 -1 -1 Selector 
In2 2 -1 -1 Selector 
In3 3 -1 -1 Selector 
Table 6. Integrator Block Properties 
Name ExternalReset InitialConditionSource InitialCondition LimitOutput ZeroCross
Int rising internal 0 off on 
Int1 rising internal 0 off on 
 
UpperSaturationLimit LowerSaturationLimit ShowSaturationPort ShowStatePort 
inf -inf off off 
inf -inf off off 
 
AbsoluteTolerance 
auto 
auto 
 
Table 7. Outport Block Properties 
Name Port OutputWhenDisabled InitialOutput Used By 
Out1 1 held [] Data Type Conversion, Switch, To 
Workspace1 
Out2 2 held [] Data Type Conversion, Switch, To 
Workspace3 
Out3 3 held [] Data Type Conversion, Switch, To 
Workspace4 
Out4 4 held [] Data Type Conversion, Switch, To 
Workspace5 
Out5 5 held [] Data Type Conversion, Switch, To 
Workspace6 
Out6 6 held [] Data Type Conversion, Switch, To 
Workspace7 
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Name Port OutputWhenDisabled InitialOutput Used By 
Out7 7 held [] Data Type Conversion, Switch, To 
Workspace8 
Out8 8 held [] Data Type Conversion, Switch, To 
Workspace9 
Table 8. RelationalOperator Block Properties 
Name Operator InputSameDT LogicOutDataTypeMode LogicDataType ZeroCross
RO <= off Logical (see Advanced 
Sim. Parameters) 
uint(8) on 
RO1 <= off Logical (see Advanced 
Sim. Parameters) 
uint(8) on 
RO2 <= off Logical (see Advanced 
Sim. Parameters) 
uint(8) on 
RO3 <= off Logical (see Advanced 
Sim. Parameters) 
uint(8) on 
Table 9. SRFlipFlop Block Properties 
Name initial_condition 
S-R Flip-Flop 0 
S-R Flip-Flop1 0 
S-R Flip-Flop2 0 
S-R Flip-Flop3 0 
Table 10. Sum Block Properties 
Name IconShape Inputs InputSameDT OutDataTypeMode 
Sum1 round ++ off Inherit via internal rule 
Sum2 round ++ off Inherit via internal rule 
Table 11. ToWorkspace Block Properties 
Name VariableName MaxDataPoints Decimation SampleTime SaveFormat
To 
Workspace1 
S1 inf 1 -1 Array 
To 
Workspace10 
vcontb inf 1 -1 Array 
To 
Workspace11 
Ra inf 1 -1 Array 
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Name VariableName MaxDataPoints Decimation SampleTime SaveFormat
To 
Workspace12 
Rb inf 1 -1 Array 
To 
Workspace13 
Sa inf 1 -1 Array 
To 
Workspace14
Sb inf 1 -1 Array 
To 
Workspace15 
vconta inf 1 -1 Array 
To 
Workspace16 
vinta inf 1 -1 Array 
To 
Workspace2 
vintb inf 1 -1 Array 
To 
Workspace3 
S2 inf 1 -1 Array 
To 
Workspace4 
S3 inf 1 -1 Array 
To 
Workspace5 
S4 inf 1 -1 Array 
To 
Workspace6 
S5 inf 1 -1 Array 
To 
Workspace7 
S6 inf 1 -1 Array 
To 
Workspace8 
S7 inf 1 -1 Array 
To 
Workspace9 
S8 inf 1 -1 Array 
 
Appendix 
Table 1. Block Type Count 
BlockType Count Block Names 
ToWorkspace 16 To Workspace1, To Workspace10, To Workspace11, To
Workspace12, To Workspace13, To Workspace14, To 
Workspace15, To Workspace16, To Workspace2, To 
Workspace3, To Workspace4, To Workspace5, To 
Workspace6, To Workspace7, To Workspace8, To 
Workspace9 
DataTypeConversion 16 DT1, DT10, DT11, DT12, DT2, DT3, DT4, DT5, DT6, 
DT7, DT8, DT9, DTC, DTC1, DTC2, DTC3 
  
84
BlockType Count Block Names 
Outport 8 Out1, Out2, Out3, Out4, Out5, Out6, Out7, Out8 
Gain 7 CT, Gain1, Gain2, Gain3, Gain5, Gain6, Gain7 
DiscretePulseGenerator 6 Ts1, Ts2, Ts3, Ts4, Ts5, Ts6 
SRFlipFlop (m) 4 S-R Flip-Flop, S-R Flip-Flop1, S-R Flip-Flop2, S-R 
Flip-Flop3 
RelationalOperator 4 RO, RO1, RO2, RO3 
Inport 3 In1, In2, In3 
Sum 2 Sum1, Sum2 
Scope 2 Scope1, Scope6 
Integrator 2 Int, Int1 
Constant 2 Const1, Const2 
SubSystem 1 UcfiController 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
